I. INTRODUCTION
F ULLY integrated voltage controlled oscillators (VCOs) are one of the most challenging parts of radio transceivers to integrate in standard CMOS technologies. This is due to the most important and demanding parameters of a VCO: large frequency tuning range, low power consumption, and low phase noise. In LC-tank VCOs, frequency tuning range and phase noise are mainly determined by the passives of the tank. Many designs have been reported using different varactor (variable capacitor) and inductor implementations [1] - [3] . This paper focuses on the varactor of the LC tank. It explores the advantages of using a novel MOS varactor to tune a fully integrated VCO. The novel varactor is compared to a more commonly used MOSFET with shorted drain and source nodes. Differences in frequency tuning, phase noise, and pushing (sensitivity of oscillation frequency to power supply) are investigated.
The VCOs are designed for UMTS Tx-application (1.9-2.025 GHz). For -quadrature modulation, the VCO frequency is doubled and quadrature signals are generated by a divide-by-two master-slave divider. Phase-noise specification of 147 dBc/Hz at a 20 MHz offset is set by the antenna filter and the maximum allowed power in the adjacent GSM1800 band. Publisher Item Identifier S 0018-9200(02)05853-5. the tank. The main profit of having both nMOS and pMOS is reduced power consumption, as current is reused. More advantages of this latch topology without current source are described in [3] .
II. VOLTAGE-CONTROLLED OSCILLATOR (VCO)
To linearize the VCO frequency tuning, the varactors, either MOSFET or the new design, are directly coupled to the inductor, and their steep characteristic is averaged out over the large voltage swing. The capacitance of the MOSFET varactor is tuned by its source-drain voltages, while the n-well potential tunes the new device.
The inductor L, the varactor C, the parasitic capacitances of the coil, the active devices, and the wiring determine the oscillation frequency (1) To reduce VCO power consumption and phase noise, the tank inductance should be maximized [3] . As is specified, this forces a minimization of the total tank capacitance . Since the parasitic capacitances of the coil and the VCO layout are fixed, a varactor with the highest possible is needed to implement a minimum specified tuning range . Therefore, highly tunable varactors can be used to increase the VCO frequency tuning range, or to decrease power consumption and phase noise by enabling the use of a higher tank inductance.
III. STANDARD CMOS VARACTORS
Currently, varactors in standard CMOS technologies are realized as junction diodes [2] , [4] or as MOS varactors [1] , [4] , [5] . In contrast to optimized bipolar or BiCMOS RF processes, no process option for specific varactor junction diodes is available in standard CMOS technologies. Therefore source-drain-well junctions of nMOSFET or pMOSFET structures (e.g., p in n-well) have to be used, leading to either moderate quality factors or tuning ranges significantly lower than MOS varactors. The interesting and effective approach of differential operation or concentric diode layouts to increase quality factors leaves the capacitance tuning ranges of diodes still below the values reached by MOS varactors [4] . The ongoing decrease of powersupply voltages in CMOS circuits further aggravates the tuning problem of junction diode varactors [1] , [6] . MOS varactors feature high tuning ranges, but their main disadvantage is the steep capacitance variation. As mentioned in the previous section, the tuning characteristic of MOS-varactor-based VCOs can be linearized [3] , but special attention still must be paid to the pushing problem. Fig. 2 compares the cross section of a conventional nMOSFET varactor and the first version of the novel device. The new design is based on an accumulation-mode MOS capacitor in n-well [1] , but the inserted shallow trench isolations (STIs) separate the active area beneath the thin gate oxide and the n-well contacts. In each case, the tuning voltage is applied to the n regions, the p body is grounded, and the RF signal in addition to a dc voltage (or the oscillating voltage in the VCO) appear at the gate.
IV. NOVEL VARACTOR DESIGN
The second version of the new devices has the same cross section as the first version in over 95% of its gate width. For the remaining gate width, grounded p regions substitute for the STIs and n regions at one side of the gate. Fig. 3 (a) depicts an example of how such a layout could be realized. The dotted line indicates the cross section at a point along the gate where the p regions are introduced, as shown in Fig. 3(b) . The dashed line in the layout points out where the main cross section (Fig. 2 ) of the device can be found. STIs are an integral part of modern submicron CMOS processes, and therefore the realization of this structure causes no additional difficulties. The gate length of the new varactors can be fabricated as exactly as the width of a standard varactor or transistor, as both dimensions are determined by the distance of two STIs. The distance between poly and n regions is not critical, but for alignment reasons, a certain overlap of the poly gate over the STIs has to be accepted.
A. Capacitances
For MOS varactors, the variable capacitance is the series connection of the gate oxide capacitance and the depletion region capacitance . The parasitic capacitances are mainly overlap and fringing capacitances between the poly gate and the source-drain regions (or the n -well contacts). They are assumed to be constant and parallel to the variable capacitance. Then the capacitance tuning range is given as (2) It is obvious that the parasitic capacitances of the varactor deteriorate the capacitance tuning range (and therefore the frequency tuning range of the VCO). In the new design, the STIs largely reduce the parasitic capacitances, as Fig. 4 depicts.
The overlap capacitances are lower than in the nMOSFET, because the STI is much thicker than the gate oxide. As the STIs also increase the distance between the poly gate and the n regions, the fringing capacitances decrease. The purpose of the p regions in the second version of the new design is to reduce the minimum achievable capacitance. When the new design (first version) is in depletion, thermally generated holes are attracted to the surface and eventually form an inversion layer. However, with grounded p regions (second version), a direct connection to the active area beneath the gate is established and the positively charged holes are extracted [5] . Therefore, the device will reach, instead of inversion, deep depletion with a lower minimum capacitance.
The p regions are designed to occupy only a small percentage of the total gate width to keep the increase of parasitic capacitances negligible. 
B. Resistances and Quality Factor
Besides the capacitance tuning range, the minimum quality factor of the varactors plays an important role. Together with the quality factor of the inductor, it determines the minimum quality factor of the complete loaded LC tank. This value in turn will determine the worst-case phase noise of the VCO [7] , and whether phase-noise specifications can be fulfilled.
For varactors, the conventional definition of quality factor can be written as (Capacitively) Stored energy per cycle (Resistively) Dissipated energy per cycle (3) and is given by (4) where and are the instantaneous values of the series resistance and the total capacitance, respectively.
The minimum quality factors of the varactors appear for the nMOSFET in inversion and for the new device in accumulation, where in each case the capacitance is at its maximum value. For the nMOSFET, the large capacitance even dominates over the low resistance in inversion (
). Fig. 5 shows the effective resistances of the device structures. In the new design [ Fig. 5(b) ], in addition to the poly gate resistance , there is a long resistive path through the lowly doped n-well, denoted by . This well resistance is determined by the distance between the active area beneath the gate and the n regions. Therefore, it increases slightly in the device with p regions, because the average distance is increased at the gate areas where the p region substitutes the n region and the STI. Due to , somewhat increased series resistances and therefore reduced quality factors of both new varactors compared to the nMOSFET are expected. Phase-noise measurements were performed with an Europtest PN9000 (delay line method). Fig. 6 shows a die photo of two of the VCOs on one chip (1 mm 1 mm).
V. MEASUREMENTS AND RESULTS

Three fully integrated
-parameter test structures of varactors have also been manufactured and measured. The inductor and the varactors have been characterized separately by -parameter measurements using an HP8510. After de-embedding, small-signal values for capacitance and quality factor of the varactors are retrieved by (5) These values include the capacitances and resistances within the devices as they appear in the VCO.
The differential inductor has six octagonal windings. To reduce series resistances, the winding width is staggered (larger width at outer winding) and metal 2, 3, and 4 (aluminum) of the 4-metal layer process are connected in parallel. Inductor size is 115 m 115 m. The measured 3-dB quality factor [8] of the inductor is above 7 in the frequency range of interest. 
A. Varactor Capacitances and Quality Factors
Results for the measured varactors are shown in Figs. 7 and 8. 05 m) . Nevertheless, the averaged capacitance tuning range of the nMOSFET with a value of 3.0 is still below the outstanding of 3.2 of the new device (0.64 m). Fig. 8(b) displays the results for minimum absolute (white) and minimum averaged (grey) quality factors of all varactors at 2 GHz. The averaging is done with an applied tuning voltage V, as this results in the lowest averaged quality factors (see Section IV-B). Again, due to the large signal swing in the VCO, the averaged minimum values are more important than the absolute ones. 05 m) . This unexpected result can be explained as follows. In standard MOS varactors, the series resistance and the capacitance increase approximately linearly with the gate length . Therefore, the quality factor decreases with . In the STI structure, the resistance is dominated by the path around the STIs. With increasing gate length, the resistance between the STIs decreases due to the increasing cross section of this area, whereas the remaining parts of the resistance remain nearly unchanged. Therefore, an increase of the gate length to some extent results in only a small change of the quality factor. This means that (at least with the doping and geometry parameters of the used technology) it is not possible to obtain similar high capacitance tuning ranges and simultaneously high quality factors with standard MOS varactors as with the new devices.
The second important message in Fig. 8(b) is given through the dashed line indicating the maximum 3-dB quality factor of a typical integrated inductor in the technology used. The quality factors of all varactors, except the large nMOSFET, are well above the quality factor of the inductor. Therefore, it is expected that, independent of the type of varactor (and inductor), the inductor will determine the worst-case quality factor of the LC tank and the worst-case phase-noise of the VCO. Table I summarizes absolute VCO frequencies for the three different varactor designs.
B. VCO Frequency Tuning, Phase Noise, and Pushing
The parasitic capacitances of the rest of the circuitry (inductor, wiring, etc.) complicate the relation between the capacitance and frequency tuning ranges. (7) This equation explains the fact that the measured values are lower than and demonstrates the importance of reducing parasitic capacitances wherever possible.
Phase-noise measurements at a carrier frequency of 4 GHz (Fig. 10) verify that the quality factors of the new designs are large enough and do not negatively influence the phase noise.
All three measured VCOs exhibit essentially the same phase noise with less than 117 dBc/Hz at a 1 MHz offset. However, at a carrier frequency of 3.5 GHz, there is the slightly different picture of Fig. 11 .
The close-in phase noise is higher for the VCOs with new varactors than for the VCO with the nMOSFET as the tuning element. Yet, this cannot be negatively attributed to the new design, but is inherent to tuning with MOS varactors. The steep capacitance characteristic results in higher upconverted flicker noise, contributing to the close-in phase noise [9] . Whenever a varactor with a higher capacitance tuning range is chosen, the capacitance characteristic will be steeper. This in turn means a higher close-in phase noise in some carrier frequency ranges. Evidence for this explanation is that the nMOSFET with the lowest exhibits the lowest phase noise, while the new design with p showing the largest close-in phase noise reached the highest of the three varactors implemented in VCOs. Further, above a 1 MHz offset, where flicker noise does not play a role, the phase noise for all the VCOs is the same again.
Nevertheless, phase-noise specifications for UMTS applications are still fulfilled and the offset frequencies, at which increased phase noise is observed, are well within the bandwidth of the PLL. The sensitivity of the oscillation frequency to variations in the supply voltage, , is shown in Fig. 12 . Using the novel devices leads to larger variation with supply voltage with maximum values of 360 and 380 MHz/V (with p ) compared to the nMOSFET with 270 MHz/V. This again is due to the steeper capacitance characteristic of the new device and, as explained above, is inherent to varactors with larger .
VI. CONCLUSION
A novel varactor with reduced parasitic capacitances is presented. The varactor can be implemented in modern submicron standard CMOS processes without additional costs. The new device is compared to conventional MOS varactors and proves to be a true and promising alternative. Especially at nonminimum gate length, higher capacitance tuning ranges are achieved without the cost of strongly reduced quality factors as in standard MOS varactors.
The suitability of the new MOS varactor for fully integrated VCOs is demonstrated. Compared to a conventional nMOSFET varactor, the new devices increase the frequency tuning range of the studied VCO from 1.15 ( 7%) to at least 1.21 ( 11%), while somewhat decreased quality factors of the devices do not influence the phase noise. With a current consumption of only 3 mA from a power supply of 2.5 V, all VCOs fulfill UMTS phase-noise and frequency-tuning specifications with a measured phase noise of 117 dBc/Hz at a 1 MHz offset from a 4-GHz carrier.
